

depositing an n-type semiconductor layer on said amorphous semiconductor film through plasma CVD using a mixture gas containing silane, phosphine and hydrogen;

forming an organic leveling film over said n-type semiconductor layer after the patterning thereof; and

BI
work

~~C~~

~~ing a lie
ctor la~~

d cryst

devic

~~acco~~

[illegible]

27. A method of manufacturing a liquid crystal device according to claim 21 wherein said gate insulating film comprises silicon oxide doped with fluorine.

29. A method of manufacturing a liquid crystal device according to claim 21 wherein said amorphous semiconductor film is deposited to a thickness of 500 to 5000 Å.

30. A method according to claim 21 wherein said silane is monosilane.

31. A method according to claim 21 wherein said organic leveling film directly contacts a portion of said amorphous semiconductor film between said source and drain regions.

32. A method of manufacturing a liquid crystal device comprising the steps of:

forming a gate electrode on an insulating surface of a substrate;
forming a gate insulating film over said gate electrode;
depositing an amorphous semiconductor film comprising silicon

[illegible]

depositing an n-type semiconductor layer on said amorphous semiconductor film through plasma CVD using a reactive gas including hydrogen (H_2) gas and a monosilane-based phosphine (PH_3) gas;

forming an organic leveling film over said n-type semiconductor layer after the patterning thereof; and

33. A method according to claim 32 wherein said n-type semiconductor layer has a conductivity of about $2 \times 10^1 (\Omega \text{cm})^{-1}$.

35. A method of manufacturing a liquid crystal device comprising the steps of:

depositing an n-type semiconductor layer on said amorphous semiconductor film through plasma CVD using a mixture gas containing silane, phosphine and hydrogen;

depositing a metal film on said n-type semiconductor layer;
patterning said n-type semiconductor layer and said metal film
into source and drain regions, and source and drain electrodes, respectively;
forming an organic leveling film over said n-type semiconductor
layer after the patterning thereof; and
forming a pixel electrode over said organic leveling film,
wherein said organic leveling film directly contacts a portion of
said amorphous semiconductor film between said source and drain regions, and
wherein said source and drain regions have a same pattern as said
source and drain electrodes, respectively.

36. A method according to claim 35 wherein said silane is
monosilane.

37. A method of manufacturing a liquid crystal device comprising the
steps of:

forming a gate electrode on an insulating surface of a substrate;
forming a gate insulating film over said gate electrode;
depositing an amorphous semiconductor film comprising silicon
on said gate insulating film;

depositing an n-type semiconductor layer on said amorphous
semiconductor film through plasma CVD using a mixture gas containing silane,
phosphine and hydrogen;

patterning said n-type semiconductor layer into source and drain
regions;

forming an organic leveling film over said n-type semiconductor

256001 8E2E4680

B1
with

layer after the patterning thereof; and

forming a pixel electrode over said organic leveling film,
wherein said pixel electrode extends over said channel region.

38. A method according to claim 37 wherein said silane is monosilane.

39. A method according to claim 37 wherein said organic leveling film directly contacts a portion of said amorphous semiconductor film between said source and drain regions.

40. A method of manufacturing a liquid crystal device comprising the steps of:

forming a gate electrode on an insulating surface of a substrate;

forming a gate insulating film over said gate electrode;

depositing an amorphous semiconductor film comprising silicon on said gate insulating film;

depositing an n-type semiconductor layer on said amorphous semiconductor film through plasma CVD using a mixture gas containing silane, phosphine and hydrogen;

depositing a metal film on said n-type semiconductor layer;

patterning said n-type semiconductor layer and said metal film into source and drain regions, and source and drain electrodes, respectively;

forming an organic leveling film over said n-type semiconductor layer after the patterning thereof; and

forming a pixel electrode over said organic leveling film,

2007-06-22 10:00

B1
cut